Harnessing CUDA Dynamic Parallelism for the Solution of Sparse Linear Systems

José I. Aliaga¹ Davor Davidović² Joaquín Pérez¹ Enrique S. Quintana-Ortí¹

¹Departamento de Ingeniería y Ciencia de los Computadores, Universitat Jaume I, 12.071–Castellón de la Plana, (Spain) {aliaga, joaquin.perez, quintana}@uji.es

²Institut Ruđer Bošković, Centar za Informatiku i Računarstvo - CIR, Zagreb (Croatia) davor.davidovic@irb.hr

September, 2015



$$Ax = b$$

where

- $A \in \mathbb{R}^{n,n}$ is a **large** and **sparse** coefficient matrix
- $x \in \mathbb{R}^n$ is the sought-after solution
- $b \in \mathbb{R}^n$ is a given r.h.s. vector
- Direct or iterative methods can be used to solve them
 - For 3D problems, iterative methods based on Krylov subspaces
 - The structure and numerical kernels are similar in all these ones
 - For the SPD case, the Conjugate Gradient (CG) should be applied





$$Ax = b$$

where

- $A \in \mathbb{R}^{n,n}$ is a **large** and **sparse** coefficient matrix
- $x \in \mathbb{R}^n$ is the sought-after solution
- $b \in \mathbb{R}^n$ is a given r.h.s. vector
- Direct or iterative methods can be used to solve them
 - For 3D problems, iterative methods based on Krylov subspaces
 - The structure and numerical kernels are similar in all these ones
 - For the SPD case, the Conjugate Gradient (CG) should be applied





Conjugate Gradient Algorithm

Initialize $r_0, p_0, x_0, \sigma_0, \tau_0; j := 0$	
while $(au_j > au_{max})$	Loop for iterative CG solver
$v_j := A p_j$	O1. SPMV
$\alpha_j := \sigma_j / \boldsymbol{p}_j^T \boldsymbol{v}_j$	O2. DOT
$x_{j+1} := x_j + \alpha_j p_j$	O3. AXPY
$r_{j+1} := r_j - \alpha_j v_j$	O4. AXPY
$\zeta_j := \mathbf{r}_{j+1}^T \mathbf{r}_{j+1}$	O5. DOT
$eta_j := \zeta_j / \sigma_j$	O6. Scalar op
$\sigma_{j+1} := \zeta_j$	O7. Scalar op
$p_{j+1} := r_{j+1} + \beta_j p_j$	O8. XPAY (AXPY-like)
$\tau_{j+1} := \parallel r_{j+1} \parallel_2 = \sqrt{\zeta_j}$	O9. Vector 2-norm (in practice, sqrt)
j := j + 1	
endwhile	



- When we use a heterogeneous server (CPU + GPU)
 - The computations of CG rely on the GPU
 - A CPU thread is in charge of controlling the GPU
- Aspects to consider in GPU computation,
 - The data communication via the slow PCI-e bus blurs the computational cost
 - The invocation of fine-grain kernels prevents the CPU from entering an energy-efficient C-state, increasing the energy consumption

• When we use a heterogeneous server (CPU + GPU)

- The computations of CG rely on the GPU
- A CPU thread is in charge of controlling the GPU
- Aspects to consider in GPU computation,
 - The data communication via the slow PCI-e bus blurs the computational cost
 - The invocation of fine-grain kernels prevents the CPU from entering an energy-efficient C-state, increasing the energy consumption





Conjugate Gradient Algorithm

Initialize $r_0, p_0, x_0, \sigma_0, \tau_0; j := 0$
while $(au_j > au_{max})$
$v_j := A p_j$
$\alpha_j := \sigma_j / \boldsymbol{p}_j^T \boldsymbol{v}_j$
$x_{j+1} := x_j + \alpha_j p_j$
$r_{j+1} := r_j - \alpha_j v_j$
$\zeta_j := \mathbf{r}_{j+1}^T \mathbf{r}_{j+1}$
$eta_j := \zeta_j / \sigma_j$
$\sigma_{j+1} := \zeta_j$
$p_{j+1} := r_{j+1} + \beta_j p_j$
$\tau_{j+1} := \parallel \mathbf{r}_{j+1} \parallel_2 = \sqrt{\zeta_j}$
j := j + 1
endwhile

cuBLAS/cuSPARSE routines cusparseScsrmv cublasSdot + Scalar op cublasSaxpy cublasSaxpy cublasSdot. Scalar op Scalar op cublasSscal+cublasSaxpy Vector 2-norm (in practice, sqrt)



- The computations of CG rely on the GPU
- A CPU thread is in charge of controlling the GPU
- Aspects to consider in GPU computation,
 - The data communication via the slow PCI-e bus blurs the computational cost
 - \rightarrow Store all data on the GPU memory
 - The invocation of fine-grain kernels prevents the CPU from entering an energy-efficient C-state, increasing the energy consumption





- The computations of CG rely on the GPU
- A CPU thread is in charge of controlling the GPU
- Aspects to consider in GPU computation,
 - The data communication via the slow PCI-e bus blurs the computational cost
 - \rightarrow Store all data on the GPU memory
 - The invocation of fine-grain kernels prevents the CPU from entering an energy-efficient C-state, increasing the energy consumption
 - \rightarrow Reduce the number of kernels
 - \rightarrow Grow the grain of the kernels





- The first solution was to fuse CUDA kernels
 - To develop specific CUDA kernels to solve any operation
 - Only a transfer to verify the loop condition
 - To merge CUDA kernels

Systematic Fusion of CUDA Kernels for Iterative Sparse Linear System Solvers (EUROPAR'15)

- Dynamic Parallelism (DP) is an alternative technique
 - A parent CUDA kernel can launch other child CUDA kernels
 - For the CG case: the CPU only launches a simple CUDA kernel, which is in charge of launch other CUDA kernels
 - The CPU is completely idle during all the CG computations
 - The simple CUDA kernel can include fine-grain or merged kernels

• **Objective**: Development of the DP version of CG

CUDA Dynamic Parallelism for Sparse Linear Systems



- The first solution was to fuse CUDA kernels
 - To develop specific CUDA kernels to solve any operation
 - Only a transfer to verify the loop condition
 - To merge CUDA kernels

Systematic Fusion of CUDA Kernels for Iterative Sparse Linear System Solvers (EUROPAR'15)

- Dynamic Parallelism (DP) is an alternative technique
 - A parent CUDA kernel can launch other child CUDA kernels
 - For the CG case: the CPU only launches a simple CUDA kernel, which is in charge of launch other CUDA kernels
 - The CPU is completely idle during all the CG computations
 - The simple CUDA kernel can include fine-grain or merged kernels

• **Objective**: Development of the DP version of CG

CUDA Dynamic Parallelism for Sparse Linear Systems



- The first solution was to fuse CUDA kernels
 - To develop specific CUDA kernels to solve any operation
 - Only a transfer to verify the loop condition
 - To merge CUDA kernels

Systematic Fusion of CUDA Kernels for Iterative Sparse Linear System Solvers (EUROPAR'15)

- Dynamic Parallelism (DP) is an alternative technique
 - A parent CUDA kernel can launch other child CUDA kernels
 - For the CG case: the CPU only launches a simple CUDA kernel, which is in charge of launch other CUDA kernels
 - The CPU is completely idle during all the CG computations
 - The simple CUDA kernel can include fine-grain or merged kernels

• **Objective**: Development of the DP version of CG



- The first solution was to fuse CUDA kernels
 - To develop specific CUDA kernels to solve any operation
 - Only a transfer to verify the loop condition
 - To merge CUDA kernels

Systematic Fusion of CUDA Kernels for Iterative Sparse Linear System Solvers (EUROPAR'15)

- Dynamic Parallelism (DP) is an alternative technique
 - A parent CUDA kernel can launch other child CUDA kernels
 - For the CG case: the CPU only launches a simple CUDA kernel, which is in charge of launch other CUDA kernels
 - The CPU is completely idle during all the CG computations
 - The simple CUDA kernel can include fine-grain or merged kernels
- Objective: Development of the DP version of CG

Outline



- Motivation and Introduction
- Fusions in the CG Method
 - CUDA kernels of CG
 - How to merge CUDA kernels
 - Merging CUDA kernels on CG
- Exploiting DP to Enhance CG
 - Features of Dynamic Parallelism
 - Improved CUDA kernels for DP
 - Dynamic Parallelism version of CG
- 4 Experimental Evaluation
 - Environment setup
 - Experimental results

5 Conclusions

Outline



- Experimental results
- 5 Conclusions



CUDA kernels of CG



- Each CG operation can be implemented as a CUDA kernel
- The scalar operations
- The vector operations
 - The kernels of truly parallel operations are easily developed \rightarrow axpy, axpy-like, scal, . . .
 - Other operations usually require a collaboration between threads \rightarrow dot, \ldots

For SPMV,

- CSR format: spmv_csr_scalar_kernel, spmv_csr_vector_kernel
- ELLPACK format: spmv_ell_kernel

CUDA kernels of CG



- Each CG operation can be implemented as a CUDA kernel
- The scalar operations can be made by a thread of a block
- The vector operations
 - The kernels of truly parallel operations are easily developed \rightarrow axpy, axpy-like, scal, . . .
 - Other operations usually require a collaboration between threads \rightarrow dot, \ldots

For SPMV,

- CSR format: spmv_csr_scalar_kernel, spmv_csr_vector_kernel
- ELLPACK format: spmv_ell_kernel

CUDA kernels of CG



- Each CG operation can be implemented as a CUDA kernel
- The scalar operations can be made by a thread of a block
- The vector operations compute on complex grids (Bs = 256)
 - The kernels of truly parallel operations are easily developed \rightarrow axpy, axpy-like, scal, \ldots
 - Other operations usually require a collaboration between threads \rightarrow dot, \ldots

For SPMV,

- CSR format: spmv_csr_scalar_kernel, spmv_csr_vector_kernel
- ELLPACK format: spmv_ell_kernel

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSaxpy



```
1 __global__ void cudaSaxpy (int n, float *alpha, float *x, float *y) {
2 unsigned int BlkSize = blockDim.x; // = 256
3 unsigned int tid = threadIdx.x;
4 unsigned int i = blockIdx.x * BlkSize + tid;
5
6 if (i < n) {
7 y[i] += *alfa * x[i];
8 }
9 }</pre>
```



CUDA Dynamic Parallelism for Sparse Linear Systems

CUDA kernels of CG



- Each CG operation can be implemented as a CUDA kernel
- The scalar operations can be made by a thread of a block
- The vector operations compute on complex grids (Bs = 256)
 - The kernels of truly parallel operations are easily developed \rightarrow axpy, axpy-like, scal, ...
 - Other operations usually require a collaboration between threads $\rightarrow dot, \, \ldots$
- For SPMV,
 - CSR format: spmv_csr_scalar_kernel, spmv_csr_vector_kernel
 - ELLPACK format: spmv_ell_kernel

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSdot



- The DOT can be decomposed into two operations:
 - Element-wise product (EWP): (*z* = *x*. * *y*)
 - Reduction of the result (addition of its elements): ($\alpha = \sum z$)

• An iterative process has to be implemented to reduce the vector

- The kernels have an input vector (in) and an output vector (out)
- One element of ini is assigned to a single thread
- Each block computes the addition of the local values of *in*, storing the result in the position of *out* related to the block id
- The ratio of the sizes of the two vectors is equal to the block size
- The process ends when the size of out is equal to 1

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG



- The DOT can be decomposed into two operations:
 - Element-wise product (EWP): (z = x. * y)
 - Reduction of the result (addition of its elements): ($\alpha = \sum z$)
- An iterative process has to be implemented to reduce the vector
 - The kernels have an input vector (in) and an output vector (out)
 - One element of ini is assigned to a single thread
 - Each block computes the addition of the local values of *in*, storing the result in the position of *out* related to the block id
 - The use of shared memory accelerates the computation
 - Block level synchronizations are required to avoid errors
 - The ratio of the sizes of the two vectors is equal to the block size
 - The process ends when the size of out is equal to 1

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG



```
global____void cudaSreduce (int n, float *in, float *out) {
     extern shared float vtmp[];
 3
 4
     // Each thread loads one element from global to shared mem
 5
     unsigned int BlkSize = blockDim.x;
                                                       // = 256
 6
     unsigned int tid = threadIdx.x;
                                                       // block thread index
 7
     unsigned int i = blockIdx.x * BlkSize + tid;
 8
 9
     vtmp[tid] = ( i < n ) ? in[i] : 0; syncthreads();</pre>
10
11
     // Reduce from BlkSize=256 elements to 128, 64, 32, 16, 8, 2 and 1
12
     if (tid < 128) { vtmp[tid] += vtmp[tid + 128]; } syncthreads();</pre>
13
     if (tid < 64) { vtmp[tid] += vtmp[tid + 64 ]; } syncthreads();</pre>
14
     if (tid < 32)
       volatile float *vtmp2 = vtmp;
16
       vtmp2[tid] += vtmp2[tid + 32]; vtmp2[tid] += vtmp2[tid + 16];
17
       vtmp2[tid] += vtmp2[tid + 8]; vtmp2[tid] += vtmp2[tid + 4];
18
       vtmp2[tid] += vtmp2[tid + 2]; vtmp2[tid] += vtmp2[tid + 1];
20
21
     // Write result for this block to global mem
22
     if (tid == 0) out[blockIdx.x] = vtmp[0];
23
```

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG



- The DOT can be decomposed into two operations:
 - Element-wise product (EWP): (z = x. * y)
 - Reduction of the result (addition of its elements): ($\alpha = \sum z$)
- An iterative process has to be implemented to reduce the vector
 - The kernels have an input vector (in) and an output vector (out)
 - One element of ini is assigned to a single thread
 - Each block computes the addition of the local values of *in*, storing the result in the position of *out* related to the block id
 - The use of shared memory accelerates the computation
 - Block level synchronizations are required to avoid errors
 - The ratio of the sizes of the two vectors is equal to the block size
 - The process ends when the size of out is equal to 1

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

```
void cudaSreduction ( int Gs, int Bs, int Ms,
 2
                          int n, float z[],
 3
                          float vtmp[] , float vtmp2[] ) {
 4
 5
     float *aux1 = vtmp, *aux2 = vtmp2;
 6
     int b = 1, Gs next;
 7
 8
 9
10
     // reduce blocks
11
     cudaSreduce <<< Gs, Bs, Ms >>> ( n, z , aux1 );
12
13
     while ( Gs > 1 ) {
14
       Gs next = ( unsigned int ) ceil( ( float ) Gs / Bs );
15
       // reduce blocks
16
       cudaSreduce <<< Gs next, Bs, Ms >>> ( Gs, aux1, aux2 );
17
       Gs = Gs next;
18
       b = 1 - b:
19
       if ( b ) { aux1 = vtmp; aux2 = vtmp2; }
20
       else { aux2 = vtmp; aux1 = vtmp2; }
21
23
     // Write result
24
     if(b == 0)
25
       cudaMemcpy( vtmp, aux1, sizeof( float ), cudaMemcpyDeviceToDevice );
26
```



CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG



```
void cudaSdot
                        ( int Gs, int Bs, int Ms,
 2
                          int n, float x[], float v[],
 3
                          float vtmp[] , float vtmp2[] ) {
 4
 5
     float *aux1 = vtmp, *aux2 = vtmp2;
 6
     int b = 1, Gs next;
 7
 8
     // element-wise product
 9
     cudaSewp (n, alpha, x, y, aux2);
10
     // reduce blocks
11
     cudaSreduce <<< Gs, Bs, Ms >>> ( n, aux2, aux1 );
12
13
     while ( Gs > 1 ) {
14
       Gs next = ( unsigned int ) ceil( ( float ) Gs / Bs );
15
       // reduce blocks
16
       cudaSreduce <<< Gs next, Bs, Ms >>> ( Gs, aux1, aux2 );
17
       Gs = Gs next;
18
       b = 1 - b:
19
       if ( b ) { aux1 = vtmp; aux2 = vtmp2; }
20
       else { aux2 = vtmp; aux1 = vtmp2; }
21
23
     // Write result
24
     if(b == 0)
25
       cudaMemcpy( vtmp, aux1, sizeof( float ), cudaMemcpyDeviceToDevice );
26
```

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG



```
void cudaSdot
                        ( int Gs, int Bs, int Ms,
 2
                          int n, float x[], float v[],
 3
                          float vtmp[] , float vtmp2[] ) {
 4
 5
     float *aux1 = vtmp, *aux2 = vtmp2;
 6
     int b = 1, Gs next;
 7
 8
 9
     // element-wise product and reduce blocks
10
     cudaSewp reduce (n. alpha, x. v. aux1);
11
12
13
     while (Gs > 1) {
14
       Gs next = ( unsigned int ) ceil( ( float ) Gs / Bs );
15
       // reduce blocks
16
       cudaSreduce <<< Gs next, Bs, Ms >>> ( Gs, aux1, aux2 );
17
       Gs = Gs next;
18
       b = 1 - b:
19
       if ( b ) { aux1 = vtmp; aux2 = vtmp2; }
20
       else { aux2 = vtmp; aux1 = vtmp2; }
21
23
     // Write result
24
     if(b == 0)
25
       cudaMemcpy( vtmp, aux1, sizeof( float ), cudaMemcpyDeviceToDevice );
26
```

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSdot



cudaSewp_reduce



CUDA Dynamic Parallelism for Sparse Linear Systems

cudaSdot



cudaSreduce



CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSdot



cudaSreduce



CUDA kernels of CG



- Each CG operation can be implemented as a CUDA kernel
- The scalar operations can be made by a thread of a block
- The vector operations compute on complex grids (Bs = 256)
 - The kernels of truly parallel operations are easily developed \rightarrow axpy, axpy-like, scal, \ldots
 - Other operations usually require a collaboration between threads $\rightarrow dot, \, \ldots$
- For SPMV, we use three kernels defined by N. Bell and M. Garland in NVR-2008-004
 - CSR format: spmv_csr_scalar_kernel, spmv_csr_vector_kernel
 - ELLPACK format: spmv_ell_kernel

Motivation Fusions in the CG Method Exploiting DP to Enhance CG Expe

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSspmv



Sparse Matrix Formats



CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSspmv



- spmv_csr_scalar_kernel
 - A thread of a block computes one element of the result
 - Each thread works without any collaboration
 - The maximum dimension for a 1D Grid is

65,535*Bs=65,535*256=16,776,960

- spmv_csr_vector_kernel
 - Each element of the result is computed by a warp (32 threads)
 - The final value requires a reduction step into a warp
 - The maximum dimension for a 1D Grid is

65,535 * Bs/32 = 65,535 * 256/32 = 16,776,960/32 = 524,280

- spmv_ell_kernel
 - The same features as spmv_csr_scalar_kernel
 - The coalescent data access reduces the execution time

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSspmv



- spmv_csr_scalar_kernel
 - A thread of a block computes one element of the result
 - Each thread works without any collaboration
 - The maximum dimension for a 1D Grid is

65,535 * Bs = 65,535 * 256 = 16,776,960

- spmv_csr_vector_kernel
 - Each element of the result is computed by a warp (32 threads)
 - The final value requires a reduction step into a warp
 - The maximum dimension for a 1D Grid is

65,535 * Bs/32 = 65,535 * 256/32 = 16,776,960/32 = 524,280

- spmv_ell_kernel
 - The same features as spmv_csr_scalar_kernel
 - The coalescent data access reduces the execution time

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSspmv



```
global void spmv csr vector kernel
                                              ( int num_rows, int *ptr, int *indices,
                                                float *data, float *x, float *y ) {
 3
     shared float vals[];
                                                                 // shared memory values
 4
     int tid = threadIdx.x;
                                                                 // block thread index
 5
     int BlkSize = blockDim.x;
                                                                 // = 256
 6
 7
     int thread id = blockIdx.x * BlkSize + tid;
                                                                // global thread index
 8
     int warp_id = thread_id / 32;
                                                                // global warp index
 9
     int lane = thread id & (32 - 1);
                                                                // thread index within
        the warp
10
11
     // one warp per row
12
     int row = warp id;
13
14
     if (row < num rows) {
15
       int row start = ptr[row], row end = ptr[row+1];
16
17
       // compute running sum per thread
18
       vals[tid] = 0;
19
       for (int ii = row start + lane; ii < row end; ii += 32)
20
         vals[tid] += data[jj] * x[indices[jj]];
21
22
       // parallel reduction in shared memory
23
       if (lane < 16) vals[tid] += vals[tid+16];</pre>
24
       if (lane < 8) vals[tid] += vals[tid+8]; if (lane < 4) vals[tid] += vals[tid+4];
25
       if (lane < 2) vals[tid] += vals[tid+2]; if (lane < 1) vals[tid] += vals[tid+1];
26
27
       // first thread writes the result
28
       if (lane == 0) v[row] += vals[tid];
29
```

CUDA Dynamic Parallelism for Sparse Linear Systems

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSspmv



```
global void spmv csr_vector_kernel_2D ( int num_rows, int *ptr, int *indices,
                                               float *data, float *x, float *y ) {
 3
     shared float vals[];
                                                                // shared memory values
 4
     int tid = threadIdx.x;
                                                                // block thread index
     int colG = blockIdx.x * blockDim.x + tid;
 6
     int rowG = blockIdx.y * blockDim.y;
 7
     int thread id = ( blockDim.x * gridDim.x * rowG ) + colG ; // global thread index
 8
     int warp_id = thread_id / 32;
                                                                // global warp index
 9
     int lane = thread id & (32 - 1);
                                                               // thread index within
        the warp
10
11
     // one warp per row
12
     int row = warp_id;
13
14
     if (row < num rows) {
15
       int row start = ptr[row], row end = ptr[row+1];
16
17
       // compute running sum per thread
18
       vals[tid] = 0;
19
       for (int ii = row start + lane; ii < row end; ii += 32)
20
         vals[tid] += data[jj] * x[indices[jj]];
21
22
       // parallel reduction in shared memory
23
       if (lane < 16) vals[tid] += vals[tid+16];</pre>
24
       if (lane < 8) vals[tid] += vals[tid+8]; if (lane < 4) vals[tid] += vals[tid+4];
25
       if (lane < 2) vals[tid] += vals[tid+2]; if (lane < 1) vals[tid] += vals[tid+1];
26
27
       // first thread writes the result
28
       if (lane == 0) v[row] += vals[tid];
29
```

CUDA Dynamic Parallelism for Sparse Linear Systems
Motivation Fusions in the CG Method Exploiting DP to Enhance CG Experimental Evaluation Conclusions

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

cudaSspmv



- spmv_csr_scalar_kernel
 - A thread of a block computes one element of the result
 - Each thread works without any collaboration
 - The maximum dimension for a 1D Grid is

65,535 * Bs = 65,535 * 256 = 16,776,960

- spmv_csr_vector_kernel
 - Each element of the result is computed by a warp (32 threads)
 - The final value requires a reduction step into a warp
 - The maximum dimension for a 1D Grid is

65,535 * Bs/32 = 65,535 * 256/32 = 16,776,960/32 = 524,280

- spmv_ell_kernel
 - The same features as spmv_csr_scalar_kernel
 - The coalescent data access reduces the execution time

Methodology to merge CUDA kernels



• Independent CUDA kernels can always be merged

• Two CUDA kernels related by a RAW dependency,

 $K_1 \xrightarrow{v} K_2, v \in \Re^n$

can be merged if

- Both kernels apply the same mapping of threads to the elements of v shared (exchanged) via register
- Both kernels apply the same mapping of threads blocks to the vector elements shared (exchanged) via shared memory
- A global barrier is not necessary between the two kernels
- If the kernels K₁ and K₂ can be merged, the grid definition of both kernels should be adjusted

Motivation Fusions in the CG Method Exploiting DP to Enhance CG Experimental Evaluation Conclusions

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

Methodology to merge CUDA kernels



```
global void cudaSaxpy ( int n, float *alpha, float *x, float *v) {
     unsigned int BlkSize = blockDim.x;
3
     unsigned int i = blockIdx.x * BlkSize + threadIdx.x;
 4
5
     if (i < n) {
6
      v[i] += *alfa * x[i];
7
8
9
   global void cudaSaxpy_1 ( int n, float *alpha1, float *x, float *y,
11
                                float *alpha2, float *z) {
12
     unsianed int BlkSize = blockDim.x;
13
     unsigned int i = blockIdx.x * BlkSize + threadIdx.x;
14
     if (i < n) {
16
     v[i] += *alfal * x[i];
       z[i] += *alfa2 * x[i];
18
19
  }
20
21
  // INDEPENDENT KERNELS
  cudaSaxpy << Gs, Bs >> (n, &alpha1, x, y); // y = y + alpha1 * x
   cudaSaxpy \ll Gs, Bs \gg (n, \&alpha2, x, z); // z = z + alpha2 * x
24
  // NEW KERNEL
26 cudaSaxpy 1 << Gs, Bs >> (n, &alpha1, &alpha2, x, y, z);
```

Methodology to merge CUDA kernels

- Independent CUDA kernels can always be merged
- Two CUDA kernels related by a RAW dependency,

$$K_1 \xrightarrow{v} K_2, v \in \Re^n$$

can be merged if

- Both kernels apply the same mapping of threads to the elements of v shared (exchanged) via register
- Both kernels apply the same mapping of threads blocks to the vector elements shared (exchanged) via shared memory
- A global barrier is not necessary between the two kernels
- If the kernels *K*₁ and *K*₂ can be merged, the grid definition of both kernels should be adjusted



Motivation Fusions in the CG Method Exploiting DP to Enhance CG Experimental Evaluation Conclusions

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

Methodology to merge CUDA kernels



```
global void cudaSaxpy ( int n, float *alpha, float *x, float *v) {
     unsigned int BlkSize = blockDim.x;
 3
     unsigned int i = blockIdx.x * BlkSize + threadIdx.x;
 4
 5
     if (i < n) {
 6
      v[i] += *alfa * x[i];
 7
 8
 9
   global void cudaSaxpy_2 ( int n, float *alpha1, float *x, float *y,
11
                                 float *alpha2, float *z) {
12
     unsianed int BlkSize = blockDim.x;
13
     unsigned int i = blockIdx.x * BlkSize + threadIdx.x;
14
     if (i < n) {
16
     v[i] += *alfal * x[i];
       z[i] += *alfa2 * v[i];
18
19 }
20
   // DEPENDENT KERNELS
   cudaSaxpy << Gs, Bs >> (n, &alpha1, x, y); // y = y + alpha1 * x
   cudaSaxpy \ll Gs, Bs \gg (n, \&alpha2, y, z); // z = z + alpha2 * y
24
25 // NEW KERNEL
26 cudaSaxpy 2 << Gs, Bs >> (n, &alpha1, &alpha2, x, y, z);
```

Motivation Fusions in the CG Method Exploiting DP to Enhance CG Experimental Evaluation Conclusions

CUDA kernels of CG How to merge CUDA kernels Merging CUDA kernels on CG

Methodology to merge CUDA kernels

```
global void cudaSewp_reduce (int n, float *x, float *y, float *out) {
     extern shared float vtmp[];
 3
 4
     // Each thread loads one element from global to shared mem
 5
     unsigned int BlkSize = blockDim.x;
                                                       // = 256
 6
     unsigned int tid = threadIdx.x;
                                                       // block thread index
 7
     unsigned int i = blockIdx.x * BlkSize + tid;
 8
 9
     vtmp[tid] = ( i < n ) ? x[i] * v[i] : 0; syncthreads();</pre>
10
11
     // Reduce from BlkSize=256 elements to 128, 64, 32, 16, 8, 2 and 1
12
     if (tid < 128) { vtmp[tid] += vtmp[tid + 128]; } syncthreads();</pre>
13
     if (tid < 64) { vtmp[tid] += vtmp[tid + 64 ]; } syncthreads();</pre>
14
     if (tid < 32)
       volatile float *vtmp2 = vtmp;
16
       vtmp2[tid] += vtmp2[tid + 32]; vtmp2[tid] += vtmp2[tid + 16];
       vtmp2[tid] += vtmp2[tid + 8]; vtmp2[tid] += vtmp2[tid + 4];
18
       vtmp2[tid] += vtmp2[tid + 2]; vtmp2[tid] += vtmp2[tid + 1];
19
20
21
     // Write result for this block to global mem
22
     if (tid == 0) out[blockIdx.x] = vtmp[0];
```



Methodology to merge CUDA kernels

- Independent CUDA kernels can always be merged
- Two CUDA kernels related by a RAW dependency,

$$K_1 \xrightarrow{v} K_2, v \in \Re^n$$

can be merged if

- Both kernels apply the same mapping of threads to the elements of v shared (exchanged) via register
- Both kernels apply the same mapping of threads blocks to the vector elements shared (exchanged) via shared memory
- A global barrier is not necessary between the two kernels
- If the kernels K₁ and K₂ can be merged, the grid definition of both kernels should be adjusted

Conjugate Gradient Algorithm



Initialize $r_0, p_0, x_0, \sigma_0, \tau_0; j := 0$	
while $(au_j > au_{max})$	Loop for iterative CG solver
$v_j := A p_j$	O1. SPMV
$\alpha_j := \sigma_j / \boldsymbol{p}_j^T \boldsymbol{v}_j$	O2. DOT
$x_{j+1} := x_j + \alpha_j p_j$	O3. AXPY
$r_{j+1} := r_j - \alpha_j v_j$	O4. AXPY
$\zeta_j := \mathbf{r}_{j+1}^T \mathbf{r}_{j+1}$	O5. DOT
$\beta_j := \zeta_j / \sigma_j$	O6. Scalar op
$\sigma_{j+1} := \zeta_j$	O7. Scalar op
$p_{j+1} := r_{j+1} + \beta_j p_j$	O8. XPAY (AXPY-like)
$ au_{j+1} := \parallel r_{j+1} \parallel_2 = \sqrt{\zeta_j}$	O9. Vector 2-norm (in practice, sqrt)
j := j + 1	
endwhile	

Dependency Graph of CG





CUDA Dynamic Parallelism for Sparse Linear Systems

Dependendy Graph of CG for CUDA kernels



while $(\tau_i > \tau_{max})$

O1. SPMV

O2. DOT

O3. AXPY

O4. AXPY

O5. DOTproduct

O6. Scalar op

07. Scalar op

O8. XPAY (AXPY-like)

O9. Vector 2-norm (sqrt)

endwhile

CUDA Dynamic Parallelism for Sparse Linear Systems

パ

Fusion of CUDA kernels for CSR scalar and ELL





CUDA Dynamic Parallelism for Sparse Linear Systems

Fusion of CUDA kernels for CSR vector





CUDA Dynamic Parallelism for Sparse Linear Systems

Outline

How to merge CUDA kernels Merging CUDA kernels on CG 3 Exploiting DP to Enhance CG Features of Dynamic Parallelism Improved CUDA kernels for DP ٩ Dynamic Parallelism version of CG





- Development of Dynamic Parallelism
 - Technology recently introduced in the CUDA programming mode
 - Available for NVIDIA devices with compute capability 3.5 or higher
- Main features of Dynamic Parallelism
 - Allows CUDA kernels (parent) to launch new kernels (child)
 - The recursion is enabled
 - Useful to adapt the grid size at execution time
 - The synchronization between parent and child kernels occurs
 - Implicitly, at the end of the parent kernel
 - Explicitly, by using cudaDeviceSynchronize
 - Given the current DP limits, it is advisable
 - Reduce the depth of the call tree
 - Use iterative before recursive implementations



- Development of Dynamic Parallelism
 - Technology recently introduced in the CUDA programming mode
 - Available for NVIDIA devices with compute capability 3.5 or higher
- Main features of Dynamic Parallelism
 - Allows CUDA kernels (parent) to launch new kernels (child)
 - The recursion is enabled
 - Useful to adapt the grid size at execution time
 - The synchronization between parent and child kernels occurs
 - Implicitly, at the end of the parent kernel
 - Explicitly, by using cudaDeviceSynchronize
 - Given the current DP limits, it is advisable
 - Reduce the depth of the call tree
 - Use iterative before recursive implementations



- Development of Dynamic Parallelism
 - Technology recently introduced in the CUDA programming mode
 - Available for NVIDIA devices with compute capability 3.5 or higher
- Main features of Dynamic Parallelism
 - Allows CUDA kernels (parent) to launch new kernels (child)
 - The recursion is enabled
 - Useful to adapt the grid size at execution time
 - The synchronization between parent and child kernels occurs
 - Implicitly, at the end of the parent kernel
 - Explicitly, by using cudaDeviceSynchronize
 - Given the current DP limits, it is advisable
 - Reduce the depth of the call tree
 - Use iterative before recursive implementations



- Development of Dynamic Parallelism
 - Technology recently introduced in the CUDA programming mode
 - Available for NVIDIA devices with compute capability 3.5 or higher
- Main features of Dynamic Parallelism
 - Allows CUDA kernels (parent) to launch new kernels (child)
 - The recursion is enabled
 - Useful to adapt the grid size at execution time
 - The synchronization between parent and child kernels occurs
 - Implicitly, at the end of the parent kernel
 - Explicitly, by using cudaDeviceSynchronize
 - Given the current DP limits, it is advisable
 - Reduce the depth of the call tree
 - Use iterative before recursive implementations



- The definition of cudaSdot includes a routine (loop of kernels), according to the implementation of cudaSreduction
- The cudaSreduction implementation should be modified
 - The loop of kernels should be changed by a kernel with a loop
 - The final value has to written by a kernel with one block
 - There is no sense this kernel computes all the reduction
 - An alternative is to use two kernels:
 - Kernel with several blocks, which executes a reduction loop
 - Kernel with one block to compute the last reduction
 - An additional optimization:
 - Double the size of the consecutive data processed by a block
 - The coalescent access is maintained into the block.



- The definition of cudaSdot includes a routine (loop of kernels), according to the implementation of cudaSreduction
- The cudaSreduction implementation should be modified
 - The loop of kernels should be changed by a kernel with a loop
 - The final value has to written by a kernel with one block
 - There is no sense this kernel computes all the reduction
 - An alternative is to use two kernels:
 - Kernel with several blocks, which executes a reduction loop
 - Kernel with one block to compute the last reduction
 - An additional optimization:
 - Double the size of the consecutive data processed by a block
 - The coalescent access is maintained into the block.



- The definition of cudaSdot includes a routine (loop of kernels), according to the implementation of cudaSreduction
- The cudaSreduction implementation should be modified
 - The loop of kernels should be changed by a kernel with a loop
 - The final value has to written by a kernel with one block
 - There is no sense this kernel computes all the reduction
 - An alternative is to use two kernels:
 - Kernel with several blocks, which executes a reduction loop
 - Kernel with one block to compute the last reduction
 - An additional optimization:
 - Double the size of the consecutive data processed by a block
 - The coalescent access is maintained into the block.



- The definition of cudaSdot includes a routine (loop of kernels), according to the implementation of cudaSreduction
- The cudaSreduction implementation should be modified
 - The loop of kernels should be changed by a kernel with a loop
 - The final value has to written by a kernel with one block
 - There is no sense this kernel computes all the reduction
 - An alternative is to use two kernels:
 - Kernel with several blocks, which executes a reduction loop
 ⇒ 256 blocks each with 192 threads
 - Kernel with one block to compute the last reduction ⇒ 1 block with 256 threads
 - An additional optimization:
 - Double the size of the consecutive data processed by a block.
 - The coalescent access is maintained into the block.

cudaSdot_DP

```
j,
```

```
global void cudaSreduction_DP_loop (int n, float *in, float *out) {
     extern shared float vtmp[];
 3
     // Each thread loads two elements from each chunk
 4
     // from global to shared memory
 5
     unsigned int tid = threadIdx.x:
                                                             // block thread index
 6
     unsigned int NumBlk = gridDim.x;
                                                             1/ = 256
 7
     unsigned int BlkSize = blockDim.x;
                                                             // = 192
 8
     unsigned int Chunk = NumBlk * BlkSize;
                                                             // Size of the grid data
     unsigned int i = blockIdx.x * BlkSize + tid;
 9
10
11
     // Reduce from n to NumBlk * BlkSize elements. Each thread
12
     // operates with two elements of each chunk
13
     vtmp[tid] = 0;
14
     while (i < n) {
15
       vtmp[tid] += in[i];
16
       i
               += Chunk;
18
     } syncthreads();
19
20
     // Reduce from BlkSize=192 elements to 96, 48, 24, 12, 6, 3 and 1
21
     if (tid < 96) { vtmp[tid] += vtmp[tid + 96]; } syncthreads();</pre>
22
     if (tid < 48) { vtmp[tid] += vtmp[tid + 48]; } ____syncthreads();</pre>
23
     if (tid < 24) {
24
       volatile float *vtmp2 = vtmp;
25
       vtmp2[tid] += vtmp2[tid + 24]; vtmp2[tid] += vtmp2[tid + 12];
26
       vtmp2[tid] += vtmp2[tid + 6 ]; vtmp2[tid] += vtmp2[tid + 3 ];
27
28
29
     // Write result for this block to global mem
30
     if (tid == 0) out[blockIdx.x] = vtmp[0] + vtmp[1] + vtmp[2];
```

CUDA Dynamic Parallelism for Sparse Linear Systems



```
global void cudaSreduction_DP_final (float *in_out) {
     extern shared float vtmp[];
 3
 4
     // Each thread loads one element from global to shared mem
 5
     unsigned int tid = threadIdx.x:
     volatile float *vtmp2 = vtmp:
 6
 7
 8
     vtmp[tid] = in_out[tid]; ____syncthreads();
 9
10
     // Reduce from 256 elements to 128, 64, 32, 16, 8, 2 and 1
11
     if (tid < 128) { vtmp[tid] += vtmp[tid + 128]; } __syncthreads();</pre>
12
     if (tid < 64) { vtmp[tid] += vtmp[tid + 64 ]; } ____syncthreads();</pre>
     if (tid < 32)
13
14
       vtmp2[tid] += vtmp2[tid + 32]; vtmp2[tid] += vtmp2[tid + 16];
15
       vtmp2[tid] += vtmp2[tid + 8 ]; vtmp2[tid] += vtmp2[tid + 4 ];
16
       vtmp2[tid] += vtmp2[tid + 2]; vtmp2[tid] += vtmp2[tid + 1];
17
18
19
     // Write result for this block to global mem
20
     if (tid == 0) in out[blockIdx.x] = *vtmp;
21
```



- The definition of cudaSdot includes a routine (loop of kernels), according to the implementation of cudaSreduction
- The cudaSreduction implementation should be modified
 - The loop of kernels should be changed by a kernel with a loop
 - The final value has to written by a kernel with one block
 - There is no sense this kernel computes all the reduction
 - An alternative is to use two kernels:
 - Kernel with several blocks, which executes a reduction loop
 - Kernel with one block to compute the last reduction
 - An additional optimization:
 - Double the size of the consecutive data processed by a block
 - The coalescent access is maintained into the block

cudaSdot_DP

```
j,
```

```
global void cudaSreduction_DP_loop_opt (int n, float *in, float *out) {
     extern shared float vtmp[];
 3
     // Each thread loads two elements from each chunk
 4
     // from global to shared memory
 5
     unsigned int tid = threadIdx.x:
                                                            // block thread index
 6
     unsigned int NumBlk = gridDim.x;
                                                             1/ = 256
 7
     unsigned int BlkSize = blockDim.x;
                                                             // = 192
 8
     unsigned int Chunk = NumBlk * (2 * BlkSize); // Size of the grid data
     unsigned int i = blockIdx.x * (2 * BlkSize) + tid;
 9
10
11
     // Reduce from n to NumBlk * BlkSize elements. Each thread
12
     // operates with two elements of each chunk
13
     vtmp[tid] = 0;
14
     while (i < n) {
       vtmp[tid] += in[i];
16
       vtmp[tid] += (i+BlkSize < n) ? (in[i+BlkSize]): 0;</pre>
               += Chunk;
       i
18
     } syncthreads();
19
20
     // Reduce from BlkSize=192 elements to 96, 48, 24, 12, 6, 3 and 1
21
     if (tid < 96) { vtmp[tid] += vtmp[tid + 96]; } syncthreads();</pre>
22
     if (tid < 48) { vtmp[tid] += vtmp[tid + 48]; } ____syncthreads();</pre>
23
     if (tid < 24) {
24
       volatile float *vtmp2 = vtmp;
25
       vtmp2[tid] += vtmp2[tid + 24]; vtmp2[tid] += vtmp2[tid + 12];
26
       vtmp2[tid] += vtmp2[tid + 6 ]; vtmp2[tid] += vtmp2[tid + 3 ];
27
28
29
     // Write result for this block to global mem
30
     if (tid == 0) out[blockIdx.x] = vtmp[0] + vtmp[1] + vtmp[2];
```

CUDA Dynamic Parallelism for Sparse Linear Systems

cudaSdot_DP

```
パ
```

```
global void cudaSdot_DP_loop_opt (int n, float *x, , float *v, float *out) {
     extern shared float vtmp[];
 3
     // Each thread loads two elements from each chunk
 4
     // from global to shared memory
 5
     unsigned int tid = threadIdx.x:
                                                            // block thread index
 6
     unsigned int NumBlk = gridDim.x;
                                                            1/ = 256
 7
     unsigned int BlkSize = blockDim.x;
                                                            // = 192
 8
     unsigned int Chunk = NumBlk * (2 * BlkSize); // Size of the grid data
     unsigned int i = blockIdx.x * (2 * BlkSize) + tid;
 9
10
11
     // Reduce from n to NumBlk * BlkSize elements. Each thread
12
     // operates with two elements of each chunk
13
     vtmp[tid] = 0;
14
     while (i < n) {
       vtmp[tid] += x[i]*v[i];
16
       vtmp[tid] += (i+BlkSize < n) ? (x[i+BlkSize]*v[i+BlkSize]): 0;
               += Chunk;
       i
18
     } syncthreads();
19
20
     // Reduce from BlkSize=192 elements to 96, 48, 24, 12, 6, 3 and 1
21
     if (tid < 96) { vtmp[tid] += vtmp[tid + 96]; } syncthreads();</pre>
22
     if (tid < 48) { vtmp[tid] += vtmp[tid + 48]; } ____syncthreads();</pre>
23
     if (tid < 24) {
24
       volatile float *vtmp2 = vtmp;
25
       vtmp2[tid] += vtmp2[tid + 24]; vtmp2[tid] += vtmp2[tid + 12];
26
       vtmp2[tid] += vtmp2[tid + 6 ]; vtmp2[tid] += vtmp2[tid + 3 ];
27
28
29
     // Write result for this block to global mem
30
     if (tid == 0) out[blockIdx.x] = vtmp[0] + vtmp[1] + vtmp[2];
```

CUDA Dynamic Parallelism for Sparse Linear Systems

cudaSdot_DP



cudaSdot_DP_loop



cudaSaxpy_DP



- The changes in cudaSdot can also be applied on cudaSaxpy
 - To use a loop to reduce the number of blocks into the grid
 - Double the size of the consecutive data processed by a block
- The optimal results are obtained when a thread processes two elements

```
global__ void cudaSaxpy_DP (int n, float *alpha, float *x, float *y) {
     int NumBlk = gridDim.x;
                                                              // = ceil (n / 256)
     int BlkSize = blockDim.x;
                                                              // = 128
4
     int i = blockIdx.x * (2 * BlkSize) + threadIdx.x;
5
     int Chunk = 2 * NumBlk * BlkSize;
6
7
     while (i < n) {
8
       v[i] += *alfa * x[i];
9
       if (i + BlkSize < n) y[i + BlkSize] += *alfa * x[i + BlkSize];</pre>
       i += Chunk;
12
```

cudaSaxpy_DP



- The changes in cudaSdot can also be applied on cudaSaxpy
 - To use a loop to reduce the number of blocks into the grid
 - Double the size of the consecutive data processed by a block
- The optimal results are obtained when a thread processes two elements

```
global__ void cudaSaxpy_DP (int n, float *alpha, float *x, float *y) {
     int NumBlk = gridDim.x;
                                                             // = ceil (n / 256)
     int BlkSize = blockDim.x;
                                                             // = 128
4
     int i = blockIdx.x * (2 * BlkSize) + threadIdx.x;
     int Chunk = 2 * NumBlk * BlkSize;
6
7
     while (i < n) {
8
      v[i] += *alfa * x[i];
9
       if (i + BlkSize < n) v[i + BlkSize] += *alfa * x[i + BlkSize];
       i += Chunk;
12
```

CG algorithm for Dynamic Parallelism



Initialize $r_0, p_0, x_0, \sigma_0, \tau_0; j := 0$	
while ($ au_j > au_{max}$)	
O1. SPMV	
O2. DOT	
O3. AXPY	
O4. AXPY	
O5. DOTproduct	
O6. Scalar op	
O7. Scalar op	
O8. XPAY (AXPY-like)	
O9. Vector 2-norm (sqrt)	
j := j + 1	
cudaDeviceSynchronize	
endwhile	

CUDA Dynamic Parallelism for Sparse Linear Systems

Dependendy Graph for DP CUDA kernels of CG





CUDA Dynamic Parallelism for Sparse Linear Systems

Fusion of DP CUDA kernels for CSR scalar and ELL



CUDA Dynamic Parallelism for Sparse Linear Systems

Motivation Fusions in the CG Method Exploiting DP to Enhance CG Experimental Evaluation Conclusions

Features of Dynamic Parallelism Improved CUDA kernels for DP Dynamic Parallelism version of CG

Fusion of DP CUDA kernels for CSR vector



バ

while $(\tau_i > \tau_{max})$

O1. SPMV

O2. DOT

O3. AXPY

O4. AXPY

O5. DOTproduct

O6. Scalar op

07. Scalar op

O8. XPAY (AXPY-like)

O9. Vector 2-norm (sqrt)

i := i + 1

cudaDeviceSynchronize

endwhile

CUDA Dynamic Parallelism for Sparse Linear Systems

Environment setup Experimental results

Outline



- How to merge CUDA kernels Merging CUDA kernels on CG Features of Dynamic Parallelism Improved CUDA kernels for DP **Experimental Evaluation** Environment setup Experimental results
- 5 Conclusions

Environment setup Experimental results

Hardware Platform



- Target Platform
 - CentOS release 6.2 with kernel 2.6.32 with CUDA v5.5.0
 - Intel Core i7-3770K CPU (3.5 GHz, four cores) and 16 Gbytes of DDR3 RAM
 - NVIDIA "Kepler" K20c GPU (C.C. 3.5, 706 MHz, 2,496 CUDA cores) with 5 GB of DDR5 RAM
 - CPU-GPU connection via a PCI-e 2.0 bus
- How to trace the power consumption?
 - Using a National Instruments data acquisition system
 - NI9205 modules and NIcDAQ-9178 chassis
 - Lines that connect the PSU with motherboard and GPU.
 - The sampling frequency was 1MHz
 - The samples was processed by the power tracing server

Motivation Fusions in the CG Method Exploiting DP to Enhance CG Experimental Evaluation Conclusions

Environment setup Experimental results

Hardware Platform



Power Tracing Environment


Hardware Platform



- Target Platform
 - CentOS release 6.2 with kernel 2.6.32 with CUDA v5.5.0
 - Intel Core i7-3770K CPU (3.5 GHz, four cores) and 16 Gbytes of DDR3 RAM
 - NVIDIA "Kepler" K20c GPU (C.C. 3.5, 706 MHz, 2,496 CUDA cores) with 5 GB of DDR5 RAM
 - CPU-GPU connection via a PCI-e 2.0 bus
- How to trace the power consumption?
 - Using a National Instruments data acquisition system
 - NI9205 modules and NIcDAQ-9178 chassis
 - Lines that connect the PSU with motherboard and GPU.
 - The sampling frequency was 1MHz
 - The samples was processed by the power tracing server

Environment setup Experimental results

Arithmetics



- CG Implementations
 - $x_0 = 0, b = A * ones(n, 1), maxiter = 1000$
 - IEEE single precision arithmetic ($\epsilon = 10^{-5}$)
 - On GPUs, mixed SP-DP with iterative refinement improves execution time and energy consumption
 - SP is the computational key of mixed SP-DP
- Benchmark Matrices

	Matrix	Acronym	n _z	п	n_z/n
UFMC	BMWCRA1_1	bmw	10,641,602	148,770	71.53
	CRANKSEG_2	crank	14,148,858	63,838	221.63
	F1	F1	26,837,113	343,791	78.06
	INLINE_1		38,816,170	503,712	77.06
	LDOOR	ldoor	42,493,817	952,203	44.62
	audikw_1	audi	77,651,847	943,645	82.28
	A252	A252	111,640,032	16,003,001	6.94

Environment setup Experimental results

Arithmetics



- CG Implementations
 - $x_0 = 0, b = A * ones(n, 1), maxiter = 1000$
 - IEEE single precision arithmetic ($\epsilon = 10^{-5}$)
 - On GPUs, mixed SP-DP with iterative refinement improves execution time and energy consumption
 - SP is the computational key of mixed SP-DP
- Benchmark Matrices

	Matrix	Acronym	nz	п	n _z /n
UFMC	BMWCRA1_1	bmw	10,641,602	148,770	71.53
	CRANKSEG_2	crank	14,148,858	63,838	221.63
	F1	F1	26,837,113	343,791	78.06
	INLINE_1	inline	38,816,170	503,712	77.06
	LDOOR	ldoor	42,493,817	952,203	44.62
	audikw_1	audi	77,651,847	943,645	82.28
	A252	A252	111,640,032	16,003,001	6.94

Implementations of the CG solver



- For SPMV, we have tested the three described CUDA kernels
- CUBLASL, uses the legacy programming interface of CUBLAS
 - The scalars are stored in CPU (some transfers are required)
 - The vector operations are performed by using CUBLAS kernels
- CUDA replaces CUBLAS kernels by CUDA kernels
 - The scalars are stored in GPU
 - The vector operations are performed by CUDA kernels
- MERGE applies the fusions defined on the dependency graph
 - New CUDA kernels implement the kernel fusion
- DYNAMIC applied the fusions defined on the dependency graph
 - The CG CUDA kernels are launched from a CUDA kernel

Environment setup Experimental results

Results for the CSR-vector kernel





Results for the CSR-vector kernel





Results for the CSR-vector kernel





CUDA Dynamic Parallelism for Sparse Linear Systems

Results for the CSR-vector kernel





Environment setup Experimental results

Results for the CSR-vector kernel





CUDA Dynamic Parallelism for Sparse Linear Systems

Results for the CSR-vector kernel



Summary of the variations (in %) w.r.t. CUBLASL-polling

CUDA	CG solver	Time		Energy			
mode	Implement.	Min	Max	Avg.	Min	Max	Avg.
	CUBLASL	0.00	0.00	0.00	0.00	0.00	0.00
Polling	CUDA	0.08	0.41	0.21	0.23	7.94	1.79
1 Uning	MERGE	-3.07	-0.89	-1.71	-1.42	5.03	0.62
	DYNAMIC	-4.76	-1.54	-3.65	-3.32	-1.17	-2.58
	CUBLASL	0.62	12.88	7.16	-3.30	-13.48	-10.85
Blocking	CUDA	0.78	9.39	4.74	-12.62	-4.45	-10.70
DIOCKING	MERGE	-1.70	-0.59	-1.06	-13.96	-8.31	-12.47
	DYNAMIC	-4.71	-1.54	-3.65	-14.50	-13.74	-14.23

CUDA Dynamic Parallelism for Sparse Linear Systems



- We have exploited DP to implement a CUDA-CG solver
 - The CPU only launches a simple CUDA kernel
 - The GPU is in charge of executing the complete solver
 - The CPU can execute other tasks or be simply put to sleep
- We have redesigned two CUDA kernels
 - cudaSdot_DP reduces the depth of the call tree
 - cudaSaxpy_DP improves the performances of the cudaSaxpy
- Evaluation of the DP version of the CUDA-CG solver:
 - Reduce the execution time by 3.65% in both CUDA modes
 - Reduce the energy consumption by 14.23% in blocking mode
- Future Work: Extent the DP to more complex solvers (PCG, BiCG, ...)



- We have exploited DP to implement a CUDA-CG solver
 - The CPU only launches a simple CUDA kernel
 - The GPU is in charge of executing the complete solver
 - The CPU can execute other tasks or be simply put to sleep
- We have redesigned two CUDA kernels
 - cudaSdot_DP reduces the depth of the call tree
 - cudaSaxpy_DP improves the performances of the cudaSaxpy
- Evaluation of the DP version of the CUDA-CG solver:
 - Reduce the execution time by 3.65% in both CUDA modes
 - Reduce the energy consumption by 14.23% in blocking mode
- Future Work: Extent the DP to more complex solvers (PCG, BiCG, ...)



- We have exploited DP to implement a CUDA-CG solver
 - The CPU only launches a simple CUDA kernel
 - The GPU is in charge of executing the complete solver
 - The CPU can execute other tasks or be simply put to sleep
- We have redesigned two CUDA kernels
 - cudaSdot_DP reduces the depth of the call tree
 - cudaSaxpy_DP improves the performances of the cudaSaxpy
- Evaluation of the DP version of the CUDA-CG solver:
 - Reduce the execution time by 3.65% in both CUDA modes
 - Reduce the energy consumption by 14.23% in blocking mode
- Future Work: Extent the DP to more complex solvers (PCG, BiCG, ...)



- We have exploited DP to implement a CUDA-CG solver
 - The CPU only launches a simple CUDA kernel
 - The GPU is in charge of executing the complete solver
 - The CPU can execute other tasks or be simply put to sleep
- We have redesigned two CUDA kernels
 - cudaSdot_DP reduces the depth of the call tree
 - cudaSaxpy_DP improves the performances of the cudaSaxpy
- Evaluation of the DP version of the CUDA-CG solver:
 - Reduce the execution time by 3.65% in both CUDA modes
 - Reduce the energy consumption by 14.23% in blocking mode
- Future Work: Extent the DP to more complex solvers (PCG, BiCG, ...)

Thanks for your attention ! Questions ?